A fabrication method for electronic quantum Hall Fabry-Perot interferometers (FPI) is presented. Our method uses a combination of e-beam lithography and low-damage dry-etching to produce the FPIs and minimize the excitation of charged traps or deposition of impurities near the device. Optimization of the quantum point contacts (QPC) is achieved via systematically varying the etch depth and monitoring the device resistance between segmented etching sessions. The etching is stopped when a desired value of resistance is obtained. Finer control of interference trajectories is obtained by the gate metallized inside the etched area by e-beam evaporation. Our approach allows for a control of the delicate potential bending near the quantum well by tuning the confining potential of the quantum point contacts.
Topological qubits have been proposed to realize a fault-tolerant quantum computer which is protected and immune from the effects of decoherence [1, 2] . Such an approach to quantum computation based on topological qubits is predicated on the existence of non-Abelian anyons, which are elementary excitations postulated to exist in the ν = 5/2 fractional quantum Hall (FQH) state [3] . While the non-Abelian anyons are highly anticipated, reports of experimental detection have been controversial [4] [5] [6] .
Interference experiments involving electronic FabryPerot interferometer (FPI) in quantum Hall system has been proposed to to detect non-Abelian anyons [7, 8] . In experiments carried out so far, an electronic FPI is realized by applying bias voltages to gate electrodes patterned on the surface of high mobility GaAs/AlGaAs heterostructures [4, 5, 9, 10] . The depletion of electrons in the underlying quantum well by the negative bias voltages from the surface in principle provides a simple way to define the required interferometer geometry. However, application of bias voltages can also excite spurious charge traps and induce scattering sources, degrading mobility and coherent length of the current-carrying excitations in delicate quantum Hall states.
In this paper we present an alternative fabrication process for FPI devices made using dry-etching to define the potential profile of the interferometer. We have also developed a method to optimize the size of the interference signal through controlling the amplitude of backscattering in the FPIs. The advantage of such approach is elimination of the use of bias voltages to minimize the excitation of spurious charges and reduction of the parameter space for detection of interference signals.
Our design of the FPI devices consists of two quantum point contacts (QPCs) and and two plunger gates in a Hall-bar system to produce interfering particle streams optimized for analysis of quantum statistics of edge states. The two QPCs, which individually create a narrow constriction where current-carrying particles can backscatter, behave as a beam-splitter that plays in the quantum interference. Figure 1 gates. In quantum Hall system, the currents flow chirally along the edges of two-dimensional electrons. Near a narrow constriction formed by a QPC, some current-carrying particles are able to tunnel across to the opposite edge, resulting in part of the incoming current being backscattered. The process is similar to an optical beam splitter partially transmitting and reflecting light. The presence of two such constrictions in series generates two streams of backscattered particles that interfere with each other, making this device an analogue of optical FPI with two beam splitters.
The path difference of two interfering particles ends up encircling (braiding) the inner area and the localized particles in the central part of the device. Such particle braiding is topologically equivalent to exchanging the particles twice. The quantum interference produced by electronic FPI not only reflects the Aharanov-Bohm phase acquired by the braiding particle in the magnetic field, but also the nature of quantum exchange (braiding) statistics of the interfering particles. We chose circular device and the symmetrically designed QPCs with sharp tips. We didnt consider wet etching processes in defining the device geometries because of difficulty in dimensional controls from lateral etching and uneven floor near the corners and edges of sub-micron features as well as possible deposition of charged ions on etched surfaces. The fabrication method presented here uses e-beam lithography and dry-etching to produce the device geometry and minimize the excitation of charged traps or deposition of impurities near the device. Further control of QPC properties or modulation of quasiparticle paths are provided by the gate metallization deposited inside the etched area by e-beam evaporation. The key issue is minimize any degradation of electron mobility near the device area to keep the coherence length of the encircling edge currents as long as possible. Fig. 1 (b) -(e) show the overview of fabrication procedures. The FPI devices were fabricated on a symmetrically doped GaAs/AlGaAs quantum well with a ultrahigh mobility of 2.7×10 7 cm 2 /Vs and electron density of 3.5×10 11 cm −2 (both at cryogenic temperatures) grown by molecular beam epitaxy. The 30 nm wide quantum well is located about 100 nm below the sample surface, with symmetrical Si doping layers below and above the quantum well. For the patterning of FPI device, PMMA was spin-coated and exposed using a Jeol 9300FS e-beam lithography system. Proximity effect corrections were made on the device pattern.
The pattern was dry etched using an inductively coupled plasma (ICP) etcher (RIE Oxford PlasmaLab 100 system) in a Cl 2 /BCl 2 /Ar gas mixture. This recipe produced vertical, clean trenches in GaAs with relatively slow etch rate of 70 -100 nm/min for ease of depth control and with very little lateral etch. Fig. 2 shows tilted view SEM images of etched GaAs/AlGaAs structure with this recipe. Etching was performed in a series of several etching sessions with duration of 10 -30 sec each, with the sample taken out in between the sessions and the device resistance measured using a probe station at room temperature, to ensure the QPCs are neither insulating (etched too deep) nor too conductive (etched too shallow). Target values for device resistance at the end of the etching procedure was determined by its correlations with device resistance at cryogenic temperatures observed in the previous FPI devices fabricated from the same wafer.
The FPI resistance at room temperature was monitored as a function of accumulated etched time, where a steep increase is observed as the etched surface approaches the quantum well layer. Failure of stopping the etch within the target range at 300 K usually results in FPIs that are often insulating at cryogenic temperatures. The resistance was measured using a probe station under microscope, with the PMMA layer still in place, by probes touching the ohmic contacts. The self-aligned Ti/Au gate was metallized via e-beam evaporation within the etched trenches. Lift-off was enhanced by the gate metals sitting within the trenched area well below the PMMA layer. Fig. 3 shows SEM micrographs of a FPI device along with a schematic of the measurement geometry. The device was made with two symmetrical QPCs with a width of 400 nm and two plunger gates of differing widths to provide more variety of area modulation. The diameter of the active region is roughly 2.2 µm, and the gap between the QPC and plunger gates is ∼125 nm. Self-aligned gate metals inside etched trenches were positioned very close to the pattern edges, showing nearly no sign of lateral etch.
We have reported the fabrication process of electronic Fabry-Perot interferometer in high mobility GaAs/AlGaAs quantum well structure using electron beam lithography and ICP dry etching. The steps outlined here allow for some control of the confining potential of the QPCs to detect quantum interference at low temperatures. Optimization of the FPI properties can be achieved by the feedback based on the measured device resistance as a function of the etched depth. Various processing features can be tweaked to achieve a desired value of FPI resistance. S.A., S.G., and W. 
